
Liqure 1 HDL -100 Stimulus Source 101 Vectors Code sub-files: · Expressions Instrumentation · Instrumented Instrumen tation to Non-Process ninstrumented Mapping Files 111 Instrumented 103 HDL Source 106 Code 104 105 Monitoring HDL Validation PLI Test Simulation Process Results Process 110 sub-parts: 109 · Observability Coverage Reporting Process · Blocked Observability Observability History Tags Report File 108 107

¥/






Figure 3D

(example Verilog HDL assignment statement)

out\_1 =  $(in_3 \& in_2) || (in_1 \& in_0)$ 

Figure 3E (parse tree of rhs of assignment statement with rule-based tag propagation)




Figure 3F (resulting tag value from rule-based propagation)




Figure 4 (abstracted conditionally executed assignment)

$$\begin{array}{c}
340 \\
 & \downarrow \text{if } (f_1(W_1, W_2, ... W_t)) \\
 & \downarrow \text{if } (f_2(Z_1, Z_2, ... Z_p)) \\
 & \downarrow \text{out} = f(X_1, X_2, ... X_n); \\
 & \downarrow \text{300} \\
 & \downarrow \text{300}
\end{array}$$

## Figure 5A

(Verilog HDL program fragment with asynchronous assignments, an atomic block of synchronous assignments and conditionally executed assignments)

```
10
       assign x = a \& b;
20
       assign y = a \parallel c;
       aways @(posedge clk)
       begin
30
               e = a \& d;
               f = b || h;
40
               if (a & (c | d))
                      if (x || y)
50
                              e = f \& g;
                      else
60
                              e = f || g;
       end
```

## Figure 5B

(instrumented Verilog HDL program fragment)

```
10
       assign x = a \& b;
20
       assign y = a || c;
       aways @(posedge clk)
       begin
30
              $pli (30);
40
              e = a \& d;
50
              f = b || h;
              if ( a & (c || d) )
                     if (x || y)
                             begin
60
                                    $pli(60);
70
                                    e = f \& g;
                             end
                     else
                             begin
80
                                    $pli(80);
90
                                    e = f || g;
                             end
```

end

#### Figure 5C

#### Instrumented to Non-instrumented sub-file

10	1	0
. •	•	_

20 20

30 40

40 50

50 70

60 90

## Figure 5D

## Expressions sub-file

PLI\_call\_instrumented\_line\_num 30 assign\_stmt\_instrumented\_line\_num 40 lhs\_signal "e" rhs\_expression "a & d"

PLI\_call\_instrumented\_line\_num 30 assign\_stmt\_instrumented\_line\_num 50 lhs\_signal "f" rhs\_expression "b || h"

PLI\_call\_instrumented\_line\_num 60 assign\_stmt\_instrumented\_line\_num 70 lhs\_signal "e" rhs\_expression "f & g", "a&(c||d)", "x||y"

PLI\_call\_instrumented\_line\_num 80 assign\_stmt\_instrumented\_line\_num 90 lhs\_signal "e" rhs\_expression "f || g", "a&(c||d)", "x||y"

PLI\_call\_instrumented\_line\_num 0
assign\_stmt\_instrumented\_line\_num 10
lhs\_signal "x"
rhs\_expression "a&b"

PLI\_call\_instrumented\_line\_num 0
assign\_stmt\_instrumented\_line\_num 20
lhs\_signal "y"
rhs\_expression "a || c"

# Figure 5F (hierarchical Verilog HDL program fragment)

# Figure 5G

```
Expressions sub-file

PLI_call_instrumented_line_num 0

assign_stmt_instrumented_line_num 0

lhs_signal "lower_mod_inst.in2"

rhs_expression "y & q"
```

## Figure 5H

```
parameter passed to callback function when signal "y" changes PLI_call_instrumented_line_num 0 assign_stmt_instrumented_line_num 0 lhs_signal "lower_mod_inst.in2" rhs_expression "y & q"
```


parameter passed to callback function when signal "q" changes PLI\_call\_instrumented\_line\_num 0 assign\_stmt\_instrumented\_line\_num 0 lhs\_signal "lower\_mod\_inst.in2" rhs\_expression "y & q"

parameter passed to callback function when signal "x" changes PLI\_call\_instrumented\_line\_num 0 assign\_stmt\_instrumented\_line\_num 0 lhs\_signal "lower\_mod\_inst.in1" rhs\_expression "x"

parameter passed to callback function when signal "lower\_mod\_inst.out1" changes

PLI\_call\_instrumented\_line\_num 0 assign\_stmt\_instrumented\_line\_num 0 lhs\_signal "z" rhs\_expression "lower\_mod\_inst.out1"

FIG. 6





## Figure 5E

```
parameter passed to callback function when signal "a" changes
PLI_call_instrumented_line_num 0
assign_stmt_instrumented_line_num 10
lhs_signal "x"
rhs_expression "a&b"

PLI_call_instrumented_line_num 0
assign_stmt_instrumented_line_num 20
lhs_signal "y"
rhs_expression "a || c"
```

parameter passed to callback function when signal "b" changes PLI\_call\_instrumented\_line\_num 0 assign\_stmt\_instrumented\_line\_num 10 lhs\_signal "x" rhs\_expression "a&b"

parameter passed to callback function when signal "c" changes
PLI\_call\_instrumented\_line\_num 0
assign\_stmt\_instrumented\_line\_num 20
Ihs\_signal "y"
rhs\_expression "a || c"